Files
ppsspp/Core/HLE
Henrik RydgårdandClaude Opus 5.5 feb6caa3c4 Implement mfic and mtic
Both were no-ops, so mfic left its destination unchanged. They read and
write the interrupt enable flag that sceKernelCpuSuspendIntr/ResumeIntr
use. Only bit 0 counts for mtic, which also goes for
sceKernelCpuResumeIntr, since on hardware it's just mtic.

Adds the intr/mfic test, recorded on hardware.

Co-Authored-By: Claude Opus 5.5 (1M context) <[email protected]>
2026-09-25 11:08:13 -06:00
..
2025-07-22 17:48:20 +02:00
2025-07-22 17:48:20 +02:00
2025-07-22 17:48:20 +02:00
2026-08-11 10:28:36 +02:00
2025-08-06 17:44:54 +02:00
2026-01-18 23:40:13 +02:00
2025-07-20 19:30:35 +02:00
…
…
2026-09-22 20:10:33 +08:00
…
2026-09-21 16:50:22 -06:00
2026-09-21 16:50:22 -06:00
2026-08-11 20:12:10 +02:00
…
2026-09-25 11:08:13 -06:00
2025-07-20 19:32:05 +02:00
…
2026-09-20 16:39:35 -06:00
2026-08-11 20:14:01 +02:00
…
…
2026-08-11 10:28:36 +02:00
…
2026-08-11 10:28:47 +02:00
2026-08-11 10:28:47 +02:00
2026-08-24 09:30:44 +02:00
2025-04-03 14:13:50 +02:00
2026-09-09 10:48:53 -06:00
2026-08-11 20:14:01 +02:00
…
…
2026-08-08 18:18:28 +02:00
2026-09-20 16:39:35 -06:00