mirror of
https://github.com/hrydgard/ppsspp.git
synced 2026-10-01 14:58:14 +00:00
Henrik RydgårdandClaude Opus 5.5
c4884040ee
Apple platforms now use the same SIGSEGV/SIGBUS handler as Linux instead of a Mach exception port. The Mach port was only set on the installing thread, which is the loader thread, not the one running JIT code. ARM64 had no context definition at all. Also pass the thread state (not the mcontext) to the handler, accept SIGBUS fault codes, and fix restoring a disabled altstack on Darwin. Co-Authored-By: Claude Opus 5.5 (1M context) <[email protected]>
384 lines
7.9 KiB
C++
384 lines
7.9 KiB
C++
// Copyright 2008 Dolphin Emulator Project
|
|
// Licensed under GPLv2+
|
|
// Refer to the license.txt file included.
|
|
|
|
// Note: If MACHINE_CONTEXT_SUPPORTED is not set after including this,
|
|
// there is no access to the context from exception handlers (and possibly no exception handling support).
|
|
|
|
#pragma once
|
|
|
|
#include "ppsspp_config.h"
|
|
|
|
#if PPSSPP_PLATFORM(WINDOWS) && !PPSSPP_PLATFORM(UWP)
|
|
|
|
#include "Common/CommonWindows.h"
|
|
|
|
typedef CONTEXT SContext;
|
|
|
|
#if defined(__LIBRETRO__)
|
|
|
|
#elif PPSSPP_ARCH(AMD64)
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX Rax
|
|
#define CTX_RBX Rbx
|
|
#define CTX_RCX Rcx
|
|
#define CTX_RDX Rdx
|
|
#define CTX_RDI Rdi
|
|
#define CTX_RSI Rsi
|
|
#define CTX_RBP Rbp
|
|
#define CTX_RSP Rsp
|
|
#define CTX_R8 R8
|
|
#define CTX_R9 R9
|
|
#define CTX_R10 R10
|
|
#define CTX_R11 R11
|
|
#define CTX_R12 R12
|
|
#define CTX_R13 R13
|
|
#define CTX_R14 R14
|
|
#define CTX_R15 R15
|
|
#define CTX_RIP Rip
|
|
|
|
#elif PPSSPP_ARCH(X86)
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX Eax
|
|
#define CTX_RBX Ebx
|
|
#define CTX_RCX Ecx
|
|
#define CTX_RDX Edx
|
|
#define CTX_RDI Edi
|
|
#define CTX_RSI Esi
|
|
#define CTX_RBP Ebp
|
|
#define CTX_RSP Esp
|
|
#define CTX_RIP Eip
|
|
|
|
#elif PPSSPP_ARCH(ARM64)
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_REG(x) X[x]
|
|
#define CTX_SP Sp
|
|
#define CTX_PC Pc
|
|
|
|
#elif PPSSPP_ARCH(ARM)
|
|
|
|
//#define CTX_REG(x) R##x
|
|
#define CTX_SP Sp
|
|
#define CTX_PC Pc
|
|
|
|
#endif
|
|
|
|
#elif PPSSPP_PLATFORM(MAC) || PPSSPP_PLATFORM(IOS)
|
|
|
|
// The context handed to the fault handler is the thread state inside the signal's mcontext
|
|
// (uc_mcontext->__ss). <sys/ucontext.h> gives us that without the _XOPEN_SOURCE that <ucontext.h> demands.
|
|
#include <sys/ucontext.h>
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
typedef _STRUCT_X86_THREAD_STATE64 SContext;
|
|
#define CTX_RAX __rax
|
|
#define CTX_RBX __rbx
|
|
#define CTX_RCX __rcx
|
|
#define CTX_RDX __rdx
|
|
#define CTX_RDI __rdi
|
|
#define CTX_RSI __rsi
|
|
#define CTX_RBP __rbp
|
|
#define CTX_RSP __rsp
|
|
#define CTX_R8 __r8
|
|
#define CTX_R9 __r9
|
|
#define CTX_R10 __r10
|
|
#define CTX_R11 __r11
|
|
#define CTX_R12 __r12
|
|
#define CTX_R13 __r13
|
|
#define CTX_R14 __r14
|
|
#define CTX_R15 __r15
|
|
#define CTX_RIP __rip
|
|
|
|
#elif PPSSPP_ARCH(ARM64) && !__DARWIN_OPAQUE_ARM_THREAD_STATE64
|
|
|
|
// (The opaque, pointer-authenticated thread state is arm64e only.)
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
typedef _STRUCT_ARM_THREAD_STATE64 SContext;
|
|
|
|
// Only valid for x0-x28. x29 and x30 are __fp and __lr.
|
|
#define CTX_REG(x) __x[x]
|
|
#define CTX_SP __sp
|
|
#define CTX_PC __pc
|
|
|
|
#else
|
|
|
|
// No context definition for architecture
|
|
|
|
#endif
|
|
|
|
#elif defined(__linux__)
|
|
|
|
#include <csignal>
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#include <ucontext.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX gregs[REG_RAX]
|
|
#define CTX_RBX gregs[REG_RBX]
|
|
#define CTX_RCX gregs[REG_RCX]
|
|
#define CTX_RDX gregs[REG_RDX]
|
|
#define CTX_RDI gregs[REG_RDI]
|
|
#define CTX_RSI gregs[REG_RSI]
|
|
#define CTX_RBP gregs[REG_RBP]
|
|
#define CTX_RSP gregs[REG_RSP]
|
|
#define CTX_R8 gregs[REG_R8]
|
|
#define CTX_R9 gregs[REG_R9]
|
|
#define CTX_R10 gregs[REG_R10]
|
|
#define CTX_R11 gregs[REG_R11]
|
|
#define CTX_R12 gregs[REG_R12]
|
|
#define CTX_R13 gregs[REG_R13]
|
|
#define CTX_R14 gregs[REG_R14]
|
|
#define CTX_R15 gregs[REG_R15]
|
|
#define CTX_RIP gregs[REG_RIP]
|
|
|
|
#elif PPSSPP_ARCH(X86)
|
|
|
|
#include <ucontext.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX gregs[REG_EAX]
|
|
#define CTX_RBX gregs[REG_EBX]
|
|
#define CTX_RCX gregs[REG_ECX]
|
|
#define CTX_RDX gregs[REG_EDX]
|
|
#define CTX_RDI gregs[REG_EDI]
|
|
#define CTX_RSI gregs[REG_ESI]
|
|
#define CTX_RBP gregs[REG_EBP]
|
|
#define CTX_RSP gregs[REG_ESP]
|
|
#define CTX_RIP gregs[REG_EIP]
|
|
|
|
#elif PPSSPP_ARCH(ARM64)
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
typedef sigcontext SContext;
|
|
|
|
#define CTX_REG(x) regs[x]
|
|
#define CTX_SP sp
|
|
#define CTX_PC pc
|
|
|
|
#elif PPSSPP_ARCH(ARM)
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
typedef sigcontext SContext;
|
|
#define CTX_PC arm_pc
|
|
#define CTX_REG(x) regs[x]
|
|
|
|
#elif PPSSPP_ARCH(RISCV64)
|
|
|
|
#include <ucontext.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_REG(x) __gregs[x]
|
|
#define CTX_PC CTX_REG(0)
|
|
#define CTX_SP CTX_REG(2)
|
|
|
|
#elif PPSSPP_ARCH(LOONGARCH64)
|
|
|
|
#include <ucontext.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_REG(x) __gregs[x]
|
|
#define CTX_PC __pc
|
|
#define CTX_SP CTX_REG(2)
|
|
|
|
#else
|
|
|
|
// No context definition for architecture
|
|
|
|
#endif
|
|
|
|
#elif defined(__OpenBSD__)
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#include <signal.h>
|
|
typedef ucontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX sc_rax
|
|
#define CTX_RBX sc_rbx
|
|
#define CTX_RCX sc_rcx
|
|
#define CTX_RDX sc_rdx
|
|
#define CTX_RDI sc_rdi
|
|
#define CTX_RSI sc_rsi
|
|
#define CTX_RBP sc_rbp
|
|
#define CTX_RSP sc_rsp
|
|
#define CTX_R8 sc_r8
|
|
#define CTX_R9 sc_r9
|
|
#define CTX_R10 sc_r10
|
|
#define CTX_R11 sc_r11
|
|
#define CTX_R12 sc_r12
|
|
#define CTX_R13 sc_r13
|
|
#define CTX_R14 sc_r14
|
|
#define CTX_R15 sc_r15
|
|
#define CTX_RIP sc_rip
|
|
|
|
#else
|
|
|
|
// No context definition for architecture
|
|
|
|
#endif
|
|
|
|
#elif defined(__NetBSD__)
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#include <ucontext.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX __gregs[_REG_RAX]
|
|
#define CTX_RBX __gregs[_REG_RBX]
|
|
#define CTX_RCX __gregs[_REG_RCX]
|
|
#define CTX_RDX __gregs[_REG_RDX]
|
|
#define CTX_RDI __gregs[_REG_RDI]
|
|
#define CTX_RSI __gregs[_REG_RSI]
|
|
#define CTX_RBP __gregs[_REG_RBP]
|
|
#define CTX_RSP __gregs[_REG_RSP]
|
|
#define CTX_R8 __gregs[_REG_R8]
|
|
#define CTX_R9 __gregs[_REG_R9]
|
|
#define CTX_R10 __gregs[_REG_R10]
|
|
#define CTX_R11 __gregs[_REG_R11]
|
|
#define CTX_R12 __gregs[_REG_R12]
|
|
#define CTX_R13 __gregs[_REG_R13]
|
|
#define CTX_R14 __gregs[_REG_R14]
|
|
#define CTX_R15 __gregs[_REG_R15]
|
|
#define CTX_RIP __gregs[_REG_RIP]
|
|
|
|
#else
|
|
|
|
// No context definition for architecture
|
|
|
|
#endif
|
|
|
|
#elif defined(__FreeBSD__)
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#include <ucontext.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX mc_rax
|
|
#define CTX_RBX mc_rbx
|
|
#define CTX_RCX mc_rcx
|
|
#define CTX_RDX mc_rdx
|
|
#define CTX_RDI mc_rdi
|
|
#define CTX_RSI mc_rsi
|
|
#define CTX_RBP mc_rbp
|
|
#define CTX_RSP mc_rsp
|
|
#define CTX_R8 mc_r8
|
|
#define CTX_R9 mc_r9
|
|
#define CTX_R10 mc_r10
|
|
#define CTX_R11 mc_r11
|
|
#define CTX_R12 mc_r12
|
|
#define CTX_R13 mc_r13
|
|
#define CTX_R14 mc_r14
|
|
#define CTX_R15 mc_r15
|
|
#define CTX_RIP mc_rip
|
|
|
|
#else
|
|
|
|
// No context definition for architecture
|
|
|
|
#endif
|
|
|
|
#elif defined(__HAIKU__)
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#include <signal.h>
|
|
typedef mcontext_t SContext;
|
|
|
|
#define MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#define CTX_RAX rax
|
|
#define CTX_RBX rbx
|
|
#define CTX_RCX rcx
|
|
#define CTX_RDX rdx
|
|
#define CTX_RDI rdi
|
|
#define CTX_RSI rsi
|
|
#define CTX_RBP rbp
|
|
#define CTX_RSP rsp
|
|
#define CTX_R8 r8
|
|
#define CTX_R9 r9
|
|
#define CTX_R10 r10
|
|
#define CTX_R11 r11
|
|
#define CTX_R12 r12
|
|
#define CTX_R13 r13
|
|
#define CTX_R14 r14
|
|
#define CTX_R15 r15
|
|
#define CTX_RIP rip
|
|
|
|
#else
|
|
|
|
// No context definition for machine
|
|
|
|
#endif
|
|
|
|
#else
|
|
|
|
// No context definition for OS
|
|
|
|
#endif
|
|
|
|
#ifdef MACHINE_CONTEXT_SUPPORTED
|
|
|
|
#if PPSSPP_ARCH(AMD64)
|
|
|
|
#include <cstdint>
|
|
#include <stddef.h>
|
|
#define CTX_PC CTX_RIP
|
|
static inline uint64_t *ContextRN(SContext* ctx, int n) {
|
|
static const uint8_t offsets[] = {
|
|
offsetof(SContext, CTX_RAX), offsetof(SContext, CTX_RCX), offsetof(SContext, CTX_RDX),
|
|
offsetof(SContext, CTX_RBX), offsetof(SContext, CTX_RSP), offsetof(SContext, CTX_RBP),
|
|
offsetof(SContext, CTX_RSI), offsetof(SContext, CTX_RDI), offsetof(SContext, CTX_R8),
|
|
offsetof(SContext, CTX_R9), offsetof(SContext, CTX_R10), offsetof(SContext, CTX_R11),
|
|
offsetof(SContext, CTX_R12), offsetof(SContext, CTX_R13), offsetof(SContext, CTX_R14),
|
|
offsetof(SContext, CTX_R15)};
|
|
return (uint64_t *)((char *)ctx + offsets[n]);
|
|
}
|
|
|
|
#elif PPSSPP_ARCH(X86)
|
|
|
|
#include <cstdint>
|
|
#include <stddef.h>
|
|
#define CTX_PC CTX_RIP
|
|
|
|
static inline uint32_t *ContextRN(SContext* ctx, int n) {
|
|
static const uint8_t offsets[] = {
|
|
offsetof(SContext, CTX_RAX), offsetof(SContext, CTX_RCX), offsetof(SContext, CTX_RDX),
|
|
offsetof(SContext, CTX_RBX), offsetof(SContext, CTX_RSP), offsetof(SContext, CTX_RBP),
|
|
offsetof(SContext, CTX_RSI), offsetof(SContext, CTX_RDI)};
|
|
return (uint32_t *)((char*)ctx + offsets[n]);
|
|
}
|
|
|
|
#endif // arch
|
|
|
|
#endif // MACHINE_CONTEXT_SUPPORTED
|